Features: • Supports 117-MHz microprocessor cache systems with zero wait states• 128K by 36 common I/O• Fast clock-to-output times -7.5 ns (117-MHz version)• Two-bit wrap-around counter supporting either interleaved or linear burst sequence• Separate processor and con...
CY7C1345: Features: • Supports 117-MHz microprocessor cache systems with zero wait states• 128K by 36 common I/O• Fast clock-to-output times -7.5 ns (117-MHz version)• Two-bit wrap-aro...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C1345 is a 3.3V, 128K by 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 7.5 ns (117-MHz version). A 2-bit on-chip counter CY7C1345 captures the first address in a burst and increments the address automatically for the rest of the burst access.
The CY7C1345 allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.
A synchronous CY7C1345 self-timed write mechanism is provided to simplify the write interface. A synchronous chip enable input and an asynchronous output CY7C1345 enable input provide easy control for bank selection and output three-state control.