Features: • 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)• 300-MHz clock for high bandwidth• 4-Word burst for reducing address bus frequency• Double Data Rate (DDR) interfaces (data transferred at 600MHz) @ 300 MHz• Two input clocks (K and K) for precise DDR ti...
CY7C1319BV18: Features: • 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)• 300-MHz clock for high bandwidth• 4-Word burst for reducing address bus frequency• Double Data Rate (DDR) in...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C1317BV18, CY7C1917BV18, CY7C1319BV18, and CY7C1321BV18 are 1.8V Synchronous Pipelined SRAM equipped with DDR-II (Double Data Rate) architecture. The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a two-bit burst counter. Addresses for Read and Write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and C if provided, or on the rising edge of K and K if C/C are not provided. Each address location is associated with four 8-bit words in the case of CY7C1317BV18 and four 9-bit words in the case of CY7C1917BV18 that burst sequentially into or out of the device. The burst counter always starts with "00" internally in the case of CY7C1317BV18 and CY7C1917BV18. On CY7C1319BV18 and CY7C1321BV18, the burst counter takes in the last two significant bits of the external address and bursts four 18-bit words in the case of CY7C1319BV18, and four 36-bit words in the case of CY7C1321BV18, sequentially into or out of the device.
Asynchronous inputs of CY7C1317BV18, CY7C1917BV18, CY7C1319BV18, and CY7C1321BV18 include output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs, D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need for separately capturing data from each individual DDR-II SRAM CY7C1317BV18, CY7C1917BV18, CY7C1319BV18, and CY7C1321BV18 in the system design. Output data clocks (C/C) enable maximum system clocking and data synchronization flexibility.
All synchronous inputs of CY7C1317BV18, CY7C1917BV18, CY7C1319BV18, and CY7C1321BV18 pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the C or C (or K or K in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry