Features: • High speed-tAA = 10 ns• Low active power for 10 ns speed-540 mW (max.)• Low CMOS standby power (L version)-1.8 mW (max.)• 2.0V Data Retention (400 µW at 2.0V retention)• Automatic power-down when deselected• TTL-compatible inputs and outputs...
CY7C1046V33: Features: • High speed-tAA = 10 ns• Low active power for 10 ns speed-540 mW (max.)• Low CMOS standby power (L version)-1.8 mW (max.)• 2.0V Data Retention (400 µW at 2.0...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C1046V33 is a high-performance CMOS static RAM organized as 1,048,576 words by 4 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and three-state drivers. Writing to CY7C1046V33 is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the four I/O pins (I/O0 through I/O3) is then written into the location specified on the address pins (A0 through A19).
Reading from CY7C1046V33 is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.
The four input/output pins (I/O0 through I/O3) are placed in a high-impedance state when CY7C1046V33 is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).
The CY7C1046V33 is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout.