Features: • High speed -tAA = 15 ns • Low active power -1430 mW (max.)• Low CMOS standby power (L version) -2.75 mW (max.)• 2.0V Data Retention (400 µW at 2.0V retention)• Automatic power-down when deselected• TTL-compatible inputs and outputs• Easy ...
CY7C1041: Features: • High speed -tAA = 15 ns • Low active power -1430 mW (max.)• Low CMOS standby power (L version) -2.75 mW (max.)• 2.0V Data Retention (400 µW at 2.0V retentio...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C1041 is a high-performance CMOS static RAM or-ganized as 262,144 words by 16 bits.
Writing to CY7C1041 is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A17). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) CY7C1041 is written into the location specified on the address pins (A0 through A17).
Reading from CY7C1041 is accomplished by taking Chip En-able (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW,then data from memory CY7C1041 will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete descrip- tion of read and write modes.
The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when CY7C1041 is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).
The CY7C1041 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center pow- er and ground (revolutionary) pinout.