Features: • Pin- and function-compatible with CY7C1019B• High speed - tAA = 10 ns• CMOS for optimum speed/power• Low active power - ICC = 60 mA @ 10 ns• Low CMOS standby power - ISB2 = 1.2 mA ('L' Version only)• Data Retention at 2.0V• Center power/ground ...
CY7C1019D: Features: • Pin- and function-compatible with CY7C1019B• High speed - tAA = 10 ns• CMOS for optimum speed/power• Low active power - ICC = 60 mA @ 10 ns• Low CMOS standb...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C1019D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.
Writing to CY7C1019D is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A16)CY7C1019D. Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.
The eight input/output pins (I/O0 through I/O7) are placed in a high-impedance state when CY7C1019D is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).
The CY7C1019D is available in standard 32-pin TSOP Type II and 400-mil-wide SOJ Pb-Free packages.