CY7C026

The CY7C026 and CY7C036 are low-power CMOS 16K x 16/18 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. CY7C026 can be utilized as standalone 16/18-bit dual-port static RAMs or multiple devices of CY7C026 can be combined in order to function as a 32/36-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32/36-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas of CY7C026 include interprocessor/ multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port of CY7C026 has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY andINT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by the chip enable pin.

The CY7C026 and CY7C036 are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.