Features: • True Dual-Ported memory cells that allow simultaneous access of the same memory location• 64K x 8 organization (CY7C008)• 128K x 8 organization (CY7C009)• 64K x 9 organization (CY7C018)• 128K x 9 organization (CY7C019)• 0.35-micron CMOS for optimum s...
CY7C018: Features: • True Dual-Ported memory cells that allow simultaneous access of the same memory location• 64K x 8 organization (CY7C008)• 128K x 8 organization (CY7C009)• 64K x 9...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C008/009 and CY7C018/019 are low-power CMOS 64K, 128K x 8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports of CY7C008/009 and CY7C018/019 are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C008/009 and CY7C018/019 can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas of CY7C008/009 and CY7C018/019 include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.
Each port of CY7C008/009 and CY7C018/019 has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores of CY7C008/009 and CY7C018/019 are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight sharedlatches. Only one side of CY7C008/009 and CY7C018/019 can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select (CE) pin.
The CY7C008/009 and CY7C018/019 are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.