Features: `Function and Pinout Compatible With the Fastest Bipolar Logic`25- Output Series Resistors Reduce Transmission-Line Reflection Noise`Reduced VOH (Typically = 3.3 V) Version of Equivalent FCT Functions`Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics`Ioff Suppo...
CY74FCT2373T: Features: `Function and Pinout Compatible With the Fastest Bipolar Logic`25- Output Series Resistors Reduce Transmission-Line Reflection Noise`Reduced VOH (Typically = 3.3 V) Version of Equivalent F...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $.61 - .92 / Piece
Encoders, Decoders, Multiplexers & Demultiplexers 1-of-8 Decoder
US $.42 - .46 / Piece
Encoders, Decoders, Multiplexers & Demultiplexers 1-OF-8 DECODER
US $.42 - .46 / Piece
Encoders, Decoders, Multiplexers & Demultiplexers 1-of-8 Decoder
The CY74FCT2373T is an 8-bit, high-speed CMOS, TTL-compatible buffered latch with 3-state outputs that is
ideal for driving high-capacitance loads, such as memory and address buffers. On-chip 25- termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2373T can replace the CY74FCT373T to reduce noise in an existing design.
When the latch-enable (LE) input of CY74FCT2373T is high, the flip-flops appear transparent to the data. Data that meets the required setup times are latched when LE transitions from high to low. Data appears on the bus when the output-enable (OE) input is low. When OE is high, the bus output of CY74FCT2373T is in the high-impedance state. In this mode, data can be entered into the latches.
CY74FCT2373T is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.