CY37512

Features: • In-System Reprogrammable™ (ISR™) CMOS CPLDs - JTAG interface for reconfigurability - Design changes do not cause pinout changes - Design changes do not cause timing changes• High density - 32 to 512 macrocells - 32 to 264 I/O pins - Five dedicated in...

product image

CY37512 Picture
SeekIC No. : 004319346 Detail

CY37512: Features: • In-System Reprogrammable™ (ISR™) CMOS CPLDs - JTAG interface for reconfigurability - Design changes do not cause pinout changes - Design changes do not cause timi...

floor Price/Ceiling Price

Part Number:
CY37512
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/21

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• In-System Reprogrammable™ (ISR™) CMOS CPLDs
- JTAG interface for reconfigurability
- Design changes do not cause pinout changes
- Design changes do not cause timing changes
• High density
- 32 to 512 macrocells
- 32 to 264 I/O pins
- Five dedicated inputs including four clock pins
• Simple timing model
- No fanout delays
- No expander delays
- No dedicated vs. I/O pin delays
- No additional delay through PIM
- No penalty for using full 16 product terms
- No delay for steering or sharing product terms
• 3.3V and 5V versions
• PCI-compatible[1]
• Programmable bus-hold capabilities on all I/Os
• Intelligent product term allocator provides:
- 0 to 16 product terms to any macrocell
- Product term steering on an individual basis
- Product term sharing among local macrocells
• Flexible clocking
- Four synchronous clocks per device
- Product term clocking
- Clock polarity control per logic block
• Consistent package/pinout offering across all densities
- Simplifies design migration
- Same pinout for 3.3V and 5.0V devices
• Packages
- 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP, BGA, and Fine-Pitch BGA packages
- Lead(Pb)-free packages available



Pinout

  Connection Diagram


Specifications

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature .................................65°C to +150°C
Ambient Temperature with
Power Applied .............................................55°C to +125°C
Supply Voltage to Ground Potential ............... 0.5V to +7.0V
DC Voltage Applied to Outputs
in High-Z State................................................0.5V to +7.0V
DC Input Voltage ............................................0.5V to +7.0V
DC Program Voltage............................................. 4.5 to 5.5V
Current into Outputs.................................................... 16 mA
Static Discharge Voltage ...........................................> 2001V
(per MIL-STD-883, Method 3015)
Latch-up Current..................................................... > 200 mA



Description

The CY37512 family of CMOS CPLDs provides a range of high-density programmable logic solutions with unparalleled system performance. The ltra37000 family is designed to bring the flexibility, ease of use, and performance of the 22V10 to high-density CPLDs. The architecture is based on a number of logic blocks that are connected by a Programmable Inter- connect Matrix (PIM). Each logic block features its own product term array, product term allocator, and 16 macrocells. The PIM distributes signals from the logic block outputs and all input pins to the logic block inputs.

All of the CY37512 devices are electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The ISR feature provides the ability to reconfigure the devices without having design changes cause pinout or timing changes. The Cypress ISR function is implemented through a JTAG-compliant serial interface. Data is shifted in and out through the TDI and TDO pins, respectively. Because of the
superior routability and simple timing model of the Ultra37000 devices, ISR allows users to change existing logic designs while simultaneously fixing pinout assignments and maintaining system performance.

The CY37512 features JTAG for ISR and boundary scan, and is compatible with the PCI Local Bus specification, meeting the electrical and timing equirements. The Ultra37000 family features user programmable bus-hold capabilities on all I/Os.

Ultra37000 5.0V Devices

The CY37512 devices operate with a 5V supply and can support 5V or 3.3V I/O levels. VCCO connections provide the capability of interfacing to either a 5V or 3.3V bus. By connecting the VCCO pins to 5V the user insures 5V TTL levels on the outputs. If VCCO is connected to 3.3V the output levels meet 3.3V JEDEC standard CMOS levels and are 5V tolerant. These devices require 5V ISR programming.

Ultra37000V 3.3V Devices

Devices operating with a 3.3V supply require 3.3V on all VCCO pins, reducing the device's power consumption. These devices support 3.3V JEDEC standard CMOS output levels,and are 5V-tolerant. These devices allow 3.3V ISR programming.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Discrete Semiconductor Products
Fans, Thermal Management
Cables, Wires
Undefined Category
Batteries, Chargers, Holders
Transformers
View more