Features: • Output Frequency up to 125 MHz• 12 Clock Outputs: Frequency Configurable• 350-ps max. Output to Output Skew• Configurable Output Disable• Two Reference Clock Inputs for Dynamic Toggling• Oscillator or PECL Reference Input• Spread Spectrum Compa...
CY29973: Features: • Output Frequency up to 125 MHz• 12 Clock Outputs: Frequency Configurable• 350-ps max. Output to Output Skew• Configurable Output Disable• Two Reference Cloc...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: ` Function, Pinout, and Drive Compatible With FCT, F Logic, and AM2952` Reduced VOH (T...
Features: Function,pinoutanddrivecompatiblewithFCT,FLogic and AM29818FCT-C speed at 6.0 ns max. (C...
The CY29973 has an integrated PLL that provides low-skew and low-jitter clock outputs for high-performance microprocessors. Three independent banks of four outputs as well as an independent PLL feedback output, FB_OUT, provide exceptional flexibility for possible output configurations. The PLL is ensured stable operation given that the VCO is configured to run between 200 MHz to 480 MHz. This allows a wide range of output frequencies up to125 MHz.
The phase detector compares the input reference clock to the external feedback input. For normal operation, the external feedback input, FB_IN, is connected to the feedback output, FB_OUT. The internal VCO is running at multiples of the input reference clock set by FB_SEL(0:2) and VCO_SEL select inputs, refer to Table 1. The VCO frequency is then divided down to provide the required output frequencies. These dividers are set by SELA(0,1), SELB(0,1), SELC(0,1) select inputs, see Table 2 below. For situations were the VCO needs to run at relatively low frequencies and hence might not be stable, assert VCO_SEL LOW to divide the VCO frequency by 2. This will maintain the desired output relationships, but will provide an enhanced PLL lock range.
The CY29973 is also capable of providing inverted output clocks. When INV_CLK is asserted high, QC2 and QC3 output clocks are inverted. These clocks could be used as feedback outputs to the CY29973 or a second PLL device to generate early or late clocks for a specific design. This inversion does not affect the output to output skew.