Features: • 200-MHz clock support• LVPECL or LVCMOS/LVTTL clock input• LVCMOS/LVTTL-compatible inputs• 18 clock outputs: drive up to 36 clock lines• 150 ps max. output-to-output skew• 23 output impedance• Dual or single supply operation:-3.3V core and 3.3V...
CY29940-1: Features: • 200-MHz clock support• LVPECL or LVCMOS/LVTTL clock input• LVCMOS/LVTTL-compatible inputs• 18 clock outputs: drive up to 36 clock lines• 150 ps max. output-...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY29940-1 is a low-voltage 200-MHz clock distribution buffer with the capability to select either a differential LVPECLor a LVCMOS/LVTTL-compatible input clock. The two clock sources can be used to provide for a test clock as well as the primary system clock. All other control inputs are LVCMOS/LVTTL-compatible. The eighteen outputs are 2.5V or 3.3V LVCMOS/LVTTL-compatible and can drive 50 series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:36. Low output-to-output skews make the CY29940-1 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems.