Features: Internal DCXO for continuous glitch free operation Zero input-output propagation delay Low output cycle-to-cycle jitter (<46 ps RMS) Low output-output skew (<200 ps) 3.84 MHz reference input Supports industry standard input crystals Up to 133 MHz (industrial) outputs Phase-locked ...
CY23FS08-04: Features: Internal DCXO for continuous glitch free operation Zero input-output propagation delay Low output cycle-to-cycle jitter (<46 ps RMS) Low output-output skew (<200 ps) 3.84 MHz refere...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter | Description | Condition | Min | Max | Unit |
VDD | Supply Voltage | 0.5 | 4.6 | V | |
VIN | Input Voltage | Relative to VSS | 0.5 | VDD+0.5 | VDC |
TS | Temperature, Storage | Non-functional | 65 | +150 | °C |
TA | Temperature, Operating Ambient | Industrial Grade | -40 | 85 | °C |
TJ | Temperature, Junction | Functional | 125 | °C | |
ESDHBM | ESD Protection (Human Body Model) | MIL-STD-883, Method 3015 | 2000 | V | |
ØJC | Dissipation, Junction to Case | Mil-Specification 883E Method 1012.1 | 36.17 | °C/W | |
ØJA | Dissipation, Junction to Ambient | JEDEC (JESD 51) | 100.6 | °C/W | |
UL94 | Flammability Rating | At 1/8 in. | V0 | ||
MSL | Moisture Sensitivity Level | 1 |
The CY23FS08-04 is a FailSafe Zero Delay Buffer with two reference clock inputs and eight phase aligned outputs. The device provides an optimum solution for applications where continuous operation is required in the event of a primary clock failure.
Continuous, glitch free operation is achieved by using a DCXO that serves as a redundant clock source in the event of a reference clock failure by maintaining the last frequency and phase information of the reference clock.
The unique feature of the CY23FS08-04 is that the DCXO is in fact, the primary clocking source, that is synchronized (phase aligned) to the external reference clock. When this external clock is restored, the DCXO automatically resynchronizes to the external clock.
The frequency of the crystal that is connected to the DCXO is chosen as an integer factor of the frequency of the reference clock. This factor is set by four select lines: S[4:1]. For more information, see Table 2 on page 3. The CY23FS08-04 has three split power supplies; one for core, another for Bank A outputs, and the third for Bank B outputs. Each output power supply, except VDDC is connected to 1.8V. VDDC is the power supply pin for internal circuits and is connected to 3.3V.