CDCU877B

DescriptionThe CDCU877B is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, CK ) to ten differential pairs of clock outputs (Yn, Yn ) and to one differential pair of feedback clock outputs (FBOUT, FBOUT ). The clock outputs are contr...

product image

CDCU877B Picture
SeekIC No. : 004312312 Detail

CDCU877B: DescriptionThe CDCU877B is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, CK ) to ten differential pairs of clock outputs (Yn, Yn )...

floor Price/Ceiling Price

Part Number:
CDCU877B
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/17

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Description

The CDCU877B is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, CK ) to ten differential pairs of clock outputs (Yn, Yn ) and to one differential pair of feedback clock outputs (FBOUT, FBOUT ). The clock outputs are controlled by the input clocks (CK, CK ), the feedback clocks (FBIN, FBIN ), the LVCMOS control pins (OE, OS), and the analog power input (AV DD ). When OE is low, the clock outputs, except FBOUT/ FBOUT , are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or V DD . When OS is high, OE functions as previously described. When OS and OE are both low, OE has no affect on Y7/ Y7 , they are free running.

Features of the CDCU877B are:(1)1.8-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II) Applications; (2)Spread Spectrum Clock Compatible; (3)Operating Frequency: 10 MHz to 340 MHz; (4)Low Current Consumption: <115 mA; (5)Low Jitter (Cycle-Cycle): ± 30 ps; (6)Low Output Skew: 25 ps; (7)Low Period Jitter: ± 20 ps; (8)Low Dynamic Phase Offset: ± 15 ps; (9)Low Static Phase Offset: ± 50 ps; (10)Distributes One Differential Clock Input to Ten Differential Outputs; (11)52-Ball BGA ( MicroStar  Junior BGA,0,65-mm pitch); (12)External Feedback Pins (FBIN, FBIN ) are Used to Synchronize the Outputs to the Input Clocks; (13)Fail-Safe Inputs.

The absolute maximum ratings of the CDCU877B can be summarized as:(1)Supply voltage range V DDQ or AV DD: 0.5~ 2.5 V; (2)Input voltage range (2) (3)V I: 0.5~ 2.5 V; (3)Output voltage range (2) (3)V O: 0.5~ V CC + 0.5 V; (4)Input clamp current V I < 0 or V I > V DDQ: ± 50 mA; (5)Output clamp current V O < 0 or V O > V DDQ: ± 50 mA; (6)Continuous output current V O = 0 to V DDQ :± 50 mA; (7)Continuous current through each V DDQ or GND: ± 100 mA; (8)Storage temperature range: 65~ 150 ° C.

If you want to know more CDCU877B information such as the electrical characteristics ,please download the datasheet in www.seekdatasheet.com .




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Batteries, Chargers, Holders
Transformers
Static Control, ESD, Clean Room Products
Isolators
Cables, Wires - Management
View more