Features: Generates Clocks for Next Generation MicroprocessorsUses a 14.318-MHz Crystal Input to Generate Multiple Output FrequenciesIncludes Spread Spectrum Clocking (SSC), 0.6% Downspread for Reduced EMI With Theoretical EMI of 7 dBPower Management Control TerminalsLow Output Skew and Jitter for...
CDC950: Features: Generates Clocks for Next Generation MicroprocessorsUses a 14.318-MHz Crystal Input to Generate Multiple Output FrequenciesIncludes Spread Spectrum Clocking (SSC), 0.6% Downspread for Redu...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $2.11 - 3.14 / Piece
Clock Synthesizer / Jitter Cleaner Custom Prog 3-PLL Clock
The CDC950 is a differential clock synthesizer/driver that generates HCLK/HCLK, CLK33, 3V48, and REFCLK system clock signals to support a computer system with next generation processors and double data rate (DDR) memory subsystems.
All CDC950 output frequencies are generated from a 14.318-MHz crystal input. A reference clock input can be provided at the XIN input instead of a crystal. Two phase-locked loops (PLLs) are used to generate the host requencies and the 48-MHz clock frequencies. On-chip loop filters and internal feedback eliminate the need for external components.