Features: *Buffered Positive Edge Triggered Clock*Asynchronous Common Reset*Fanout (Over Temperature Range)-Standard Outputs. . . . . . . . . . . . . . .10 LSTTL Loads-Bus Driver Outputs . . . . . . . . . . . . .15 LSTTL Loads*Wide Operating Temperature Range . . .-55 to 125*Balanced Propagation D...
CD54HCT174: Features: *Buffered Positive Edge Triggered Clock*Asynchronous Common Reset*Fanout (Over Temperature Range)-Standard Outputs. . . . . . . . . . . . . . .10 LSTTL Loads-Bus Driver Outputs . . . . . ....
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset• 'HC163, 'HCT163 ...
Features: • 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset• 'HC163, 'HCT163 ...
The 'HC174 and 'HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops.They possess low power and speeds com parable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset.Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR input, when low, sets all outputs to a low state.
CD54HCT174 Each output can drive ten low power Schottky TTL equivalent loads. The 'HCT174 is functional as well as, pin compatible to the 'LS174.