Features: • Multifunction Capability - Binary to 1-of-16 Decoder - 1-to-16 Line Demultiplexer• Fanout (Over Temperature Range) -Standard Outputs . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads• Wide Operating Temperature Ra...
CD54HC4514: Features: • Multifunction Capability - Binary to 1-of-16 Decoder - 1-to-16 Line Demultiplexer• Fanout (Over Temperature Range) -Standard Outputs . . . . . . . . . . . . . . 10 LSTTL Load...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset• 'HC163, 'HCT163 ...
Features: • 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset• 'HC163, 'HCT163 ...
The CD54HC4514, CD74HC4514, and CD74HC4515 are high-speed silicon gate devices consisting of a 4-bit strobed latch and a 4- to 16-line decoder. The selected output is enabled by a low on the enable input (E). A high on E inhibits selection of any output. Demultiplexing is accomplished by using the E input as the data input and the select inputs (A0-A3) as addresses. This E input also serves as a chip select when these devices are cascaded.
When CD54HC4514 Latch Enable (LE) is high the output follows changes in the inputs (see truth table). When LE is low the output is isolated from changes in the input and remains at the level (high for the 4514, low for the 4515) it had before the latches were enabled. These devices, enhanced versions of the equivalent CMOS types, can drive 10 LSTTL loads.