Features: • Overriding RESET Terminates Output Pulse
• Triggering from the Leading or Trailing Edge
• Q and Q Buffered Outputs
• Separate Resets
• Wide Range of Output-Pulse Widths
• Schmitt Trigger on B Inputs
• Fanout (Over Temperature Range)
- Standard Outputs. . . . . . . . . . . . . . .10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . .-55 to 125
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL= 30%, NIH= 30% of VCC at VCC= 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH= 2V (Min)
- CMOS Input Compatibility, Il1µA at VOL, VOH
ApplicationAudio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video & Imaging
WirelessPinout
Specifications
DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, IIK
For VI<-0.5V or VI> VCC+0.5V. . . . . . . . . . . . . . . . .±20mA
DC Output Diode Current, IOK
For VO<-0.5V<VO<VCC+0.5V. . . . . . . . . . . . . . . . . . .±20mA
DC Drain Current, per Output, IO
For-0.5V<VO< VCC+ 0.5V. . . . . . . . . . . . . . . . . . . ±25mA
DC Output Source or Sink Current per Output Pin, IO
For VO>-0.5V or VO< VCC+ 0.5V. . . . . . . . . . . . . . . . ±25mA
DC VCCor Ground Current, ICC . . . . . . . . . . . . . . . . . ±50mA
DescriptionThe 'HC221 and CD74HCT221 are dual monostable multivibrators with reset. An external resistor (R
X) and an external capacitor (C
X) control the timing and the accuracy for the circuit. Adjustment of R
X and C
X provides a wide range of output pulse widths from the Q and Q terminals. Pulse triggering on the B input occurs at a particular voltage level and is not related to the rise and fall time of the trigger pulse.
Once triggered, the outputs are independent of further trigger inputs on A and B. The CD54HC221 output pulse can be terminated by a LOW level on the Reset (R) pin. Trailing Edge triggering (A) and leading-edge-triggering (B) inputs are provided for triggering from either edge of the input pulse. On power up, the IC is reset. If either Mono is not used each input (on the unused device) must be terminated either high or low.
The CD54HC221 minimum value of external resistance, R
X, is typically 500. The minimum value of external capacitance, C
X, is 0pF. The calculation for the pulse width is t
W = 0.7 R
XC
X at V
CC = 4.5V.
CD54HC221 Data Sheet
