Features: • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times• Asynchronous Set and Reset• Complementary Outputs• Buffered Inputs• Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25• Fanout (Over Temperature Range) ...
CD54HC112: Features: • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times• Asynchronous Set and Reset• Complementary Outputs• Buffered Inputs...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset• 'HC163, 'HCT163 ...
Features: • 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset• 'HC163, 'HCT163 ...
The 'HC112 and 'HCT112 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.
These CD54HC112 flip-flops have independent J, K, Set, Reset, and Clock inputs and Q and Q outputs. They change state on the negative-going transition of the clock pulse. Set and Reset are accomplished asynchronously by low-level inputs. The HCT logic family is functionally as well as pincompatible swith the standard LS logic family.