Features: • Medium Speed Operation - tPHL = 90ns; tPLH = 140ns (Typ.) at 10V• High Voltage Type (20V Rating)• INHIBIT and ENABLE Inputs• Buffered Outputs• 100% Tested for Quiescent Current at 20V• Maximum Input Current of 1µA at 18V Over Full Package Tempe...
CD4086BMS: Features: • Medium Speed Operation - tPHL = 90ns; tPLH = 140ns (Typ.) at 10V• High Voltage Type (20V Rating)• INHIBIT and ENABLE Inputs• Buffered Outputs• 100% Tested f...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
CD4086BMS contains one 4-wide 2-input AND-OR-INVERT gate with an INHIBIT/EXP input and an ENABLE/EXP input. For a 4-wide A-O-I function INHIBIT/EXP is tied to VSS and ENABLE/EXP to VDD. See Figure 2 and its associated explanation for applications where a capability greater than 4-wide is required.
The CD4076B is supplied in these 14 lead outline packages:
Braze Seal DIP H4H
Frit Seal DIP H1B
Ceramic Flatpack H4F