Features: • SPARC V8 High Performance Low-power 32-bit Architecture LEON2-FT 1.0.13 compliant 8 Register Windows• Advanced Architecture: On-chip Amba Bus 5 Stage Pipeline 16 kbyte Multi-sets Data Cache 32 kbyte Multi-sets Instruction Cache• On-chip Peripherals: Memory InterfacePR...
AT697E: Features: • SPARC V8 High Performance Low-power 32-bit Architecture LEON2-FT 1.0.13 compliant 8 Register Windows• Advanced Architecture: On-chip Amba Bus 5 Stage Pipeline 16 kbyte Multi-...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The AT697E is a highly integrated, high-performance 32-bit RISC embedded processor based on the SPARC V8 architecture. The implementation is based on the European Space Agency (ESA) LEON2 fault tolerant model. By executing powerful instructions in a single clock cycle, the AT697 achieves throughputs approaching 1MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed. The AT697 is designed to be used as a building block in computers for on-board embedded real-time applications. It brings up-to-date functionality and performance for space application.
The AT697E only requires memory and application specific peripherals to be added to form a complete on-board computer.
The AT697E contains an on-chip Integer Unit (IU), a Floating Point Unit (FPU), separate instruction and data caches, hardware multiplier and divider, interrupt controller, debug support unit with trace buffer, two 24-bit timers, Parallel and Serial interfaces, a Watchdog, a PCI Interface and a flexible Memory Controller. The design is highly testable with the support of a Debug Support Unit (DSU) and a boundary scan through JTAG interface.
An idle mode AT697E stops the CPU while allowing Timer/Counter, Serial ports and Interrupt system to continue functioning.
The processor is manufactured using the Atmel 0.18 m CMOS process. AT697E has been especially designed for space, by implementing on-chip concurrent transient and permanent error detection and correction.