AT572D740

Features: •Dual Core System Integrating an ARM7TDMIARMThumbProcessor Core and a mAgic DSP for Audio, Communication and Beam-forming Applications•High Performance DSP Operating at 100 MHz1 GFLOPS - 1.5 Gops10 Arithmetic Operations per Cycle (4 Multiply, 2 Add/subtract, 1...

product image

AT572D740 Picture
SeekIC No. : 004290489 Detail

AT572D740: Features: •Dual Core System Integrating an ARM7TDMIARMThumbProcessor Core and a mAgic DSP for Audio, Communication and Beam-forming Applications•High Performance DSP Oper...

floor Price/Ceiling Price

Part Number:
AT572D740
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/12

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

•Dual Core System Integrating an ARM7TDMI ARM Thumb Processor Core and a mAgic DSP for Audio, Communication and Beam-forming Applications
•High Performance DSP Operating at 100 MHz
1 GFLOPS - 1.5 Gops
10 Arithmetic Operations per Cycle (4 Multiply, 2 Add/subtract, 1 Add, 1 Subtract Floating and Fixed Point) Allowing Single Cycle FFT Butterfly
Native Support for Complex Arithmetic and Vectorial SIMD Operations: One Complex Multiply with Dual Add/sub per Clock Cycle or Two Real Multiply  and Two Add/sub or Simple Scalar Operations
32-bit Integer and IEEE 40-bit Extended Precision Floating Point Numeric Format
Large Multi-port Data Register File: 512 Registers Organized in Two 4-input   4-output 256-register Banks
Orthogonal VLIW Architecture, Code Compression for Code Size Reduction
Flexible Addressing Capability: 2 Independent Address Generation Units Operating on a 16 Registers Address Register File Supporting Programmable Stride, Circular Pointers and Bit Reversal
1.7 Mbits of On-chip SRAM:17 K x 40-bit Data Memory Locations 8 K x 128-bit Program Memory Location, Equivalent to 24K Instructions
DMA Access to the External Program and Data Memory
Two Main Operating Modes: Run and System Mode
Efficient Optimizing Assembler: Allows Easy Exploitation of the Available Hardware Resources Parallelism
•Utilizes the ARM7TDMI Processor Core with 32 K Byte of Integrated SRAM, Operating at 50 MHz
Fully-programmable External Bus Interface (EBI) Maximum External Address Space of 4 M Bytes Up to 4 Chip Selects Software-programmable 8/16-bit External Data Bus
8-channel Peripheral Data Controller (PDC)
8-level Priority, Individually Maskable Vectored Interrupt Controller 4 External, 20 Internal Interrupt Sources, Including a High-priority, Low-latency
Interrupt Request
28 Programmable I/O Lines
8-channel 11-bit Programmable Clock Prescaler Feeding the Timer, Watchdog, USARTs, SPIs
3-channel 16-bit Timer/Counter 5 Internal Clock Sources and 3 Confi gurable Sources (External Source or Cascaded Timer Configuration) 2 Multi-purpose Output Pins plus 1 Output Dedicated to the ADDA Interface plus 3 Outputs Dedicated to the mAgic DSP
2 USARTs 2 Dedicated Peripheral Data Controller (PDC) Channels per USART 1 USART Supporting Full Modem Interface
2 Master/Slave SPI Interfaces 2 Dedicated Peripheral Data Controller (PDC) Channels per SPI 8- to 16-bit Programmable Data Length 4 External Slave Chip Selects for each SPI
Programmable Watchdog Timer
ADDA (A/D and D/A Converters) Interface Supporting up to 4 Analog to Digital and 4 Digital to Analog, Stereo 24-bit Converters
IEEE 1149.1 JTAG Boundary Scan on all Active Pins
•Efficient ARM - DSP Interface Based on 1K x 40-bit Dual Ported Shared Memory, Memory Mapped Register Access, and Interrupt Lines
•1.8 V Core Operating Voltage, 3.3 V I/O Operating Voltage
•On-chip PLL for 100 Mhz Operation from 25 Mhz Reference Clock
•352-ball PBGA Package



Description

  DIOPSIS 740 is a Dual CPU Processor integrating a mAgic DSP and an ARM7TDMI™ RISC MCU, plus a total of 245 Kbytes SRAM. The system combines the flexibility of the ARM7TDMI RISC controller with the very high performance of the DSP.mAgic is a high performance VLIW DSP delivering 1 Giga floating-point operations per second (GFLOPS) at a clock rate of 100 MHz.AT572D740 has 512 data registers, 16 address reg-isters, 10 independent operating units and 2 independent address generation units. For instance, activating all the computing units, it can produce one complete FFT butterfly per cycle. mAgic operates on 32-bit fixed-point and IEEE 754 40-bit extended precision floating-point numeric format. AT572D740 has also on-chip 17K x 40-bit data memory locations and 8K x 128-bit program memory locations. Efficient usage of the internal program memory is achieved through a code compression mechanism.


  An optimizing assembler frees the user from the burden of dealing with the parallelism of the processor resources and drastically simplifies the code development.The AT572D740 embedded micro controller core is a member of the Advanced RISC Machines (ARM®) family of general purpose 32-bit microprocessors, which offer high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and the related decode mechanism are much simpler than those of micro programmed Complex Instruction Set Computers.


  This simplicity results in a high instruction throughput and impressive real-time interrupt response. The AT572D740 supports 16-bit Thumb® subset of the most commonly used 32-bit instructions. These are expanded at run time with no degradation of system performance. This gives 16-bit code density (saving memory area and cost) coupled with 32-bit processor performance.A rich set of peripheral and a 32 Kbytes internal memory provide a highly flexible and integrated system solution. 




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Soldering, Desoldering, Rework Products
Batteries, Chargers, Holders
Transformers
Cable Assemblies
Prototyping Products
DE1
View more