Features: · Configurable 10 outputs LVCMOS clock distribution buffer· Compatible to single, dual and mixed 3.3V/2.5V Voltage supply· Wide range output clock frequency up to 250MHz· Designed for mid-range to high-performance telecom, networking and computer applications· Supports applications requi...
ASM2I99446: Features: · Configurable 10 outputs LVCMOS clock distribution buffer· Compatible to single, dual and mixed 3.3V/2.5V Voltage supply· Wide range output clock frequency up to 250MHz· Designed for mid-...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Parameter | Min | Max | Units | Condition | |
VCC | Supply voltage | -0.3 | 3.6 | V | ||
VIN | DC Input Voltage | -0.3 | VCC+0.3 | V | ||
IIN | DC Output Voltage | -0.3 | VCC+0.3 | V | ||
VOUT | DC Input Current | ±20 | mA | |||
IOUT | DC Output Current | ±50 | mA | |||
TS | Storage temperature | -65 | 125 | °C |
The ASM2I99446 is a 2.5V and 3.3V compatible 1:10 clock distribution buffer designed for low-voltage mid-range to high-performance telecom, networking and computing applications. Both 3.3V, 2.5V and dual supply voltages are supported for mixed-voltage applications. The ASM2I99446 offers 10 low-skew outputs and 2 selectable inputs for clock redundancy. The outputs are configurable and support 1:1 and 1:2 output to input frequency ratios. The ASM2I99446 is specified for the extended temperature range of -40°C to 85°C.
The ASM2I99446 is a full static fanout buffer design supporting clock frequencies up to 250MHz. The signals are generated and retimed on-chip to ensure minimal skew between the three output banks. Two independent LVCMOS compatible clock inputs are available. This feature supports redundant clock sources or the addition of a test clock into the system design. Each of the three output banks can be individually supplied by 2.5V or 3.3V supporting mixed voltage applications. The FSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each of the three output banks. The ASM2I99446 can be reset and the outputs are disabled by deasserting the MR/OE pin (logic high state). Asserting MR/OE will enable the outputs.
All inputs of ASM2I99446 accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 transmission lines. Please consult the ASM2I99456 specification for a 1:10 mixed voltage buffer with LVPECL compatible inputs. For series terminated transmission lines, each of the ASM2I99446 outputs can drive one or two traces giving the devices an effective fanout of 1:20. The device is packaged in a 7x7mm2 32-lead LQFP and TQFP Packages.