Features: ·Interprets between the Motorola MPC8260 processor and two IEEE1149.1 ports·Three distinct modes of operation: Slave mode, Master mode, and 3rd Party support mode·Supports a wide range of 3rd Party tools·Pinout and feature set compatible (complete second source) with the Firecron JTS01 d...
AS91L1001: Features: ·Interprets between the Motorola MPC8260 processor and two IEEE1149.1 ports·Three distinct modes of operation: Slave mode, Master mode, and 3rd Party support mode·Supports a wide range of ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: ·Device Multi-Drop addressable via the IEEE 1149.1 protocol·Support for 3 local scan cha...
Features: Device Multi-Drop addressable via the IEEE 1149.1 protocol Support for 6 local scan chai...
Parameter |
Maximum Range |
Supply Voltage (Vcc) |
-0.3V to 5.5V |
DC Input Voltage (Vi) |
-0.5V to Vcc +0.5V |
Max sink current when Vi = -0.5V |
-20mA |
Max source current when Vi = Vcc + 0.5V |
+20mA |
Max Junction Temperature with power applied Tj |
+125 degrees C |
Max Storage temperature |
-55 to +150 degree C |
Operating Range | |
Supply Voltage (Vcc) |
3.0V to 3.6V |
Input Voltage (Vi) |
0V to Vcc |
Output Voltage (Vo) |
0V to Vcc |
Operating Temperature (Ta) Commercial |
0 C to 70 C |
Industrial (Ta) |
-40 deg C to +85 deg C, 3.00V to 3.6V |
The AS91L1001 device provides an interface between the 60x bus on the Motorola MPC8260 processor and two totally independent IEEE1149.1 interfaces, namely, the primary and secondary ports.
It handles all the protocol for the 60x bus to write and read directly to registers within the device with no additional glue logic.The AS91L1001 has three distinct modes of operation, namely Slave mode, Master mode, and 3rd Party Support mode. These different modes control how data will be transferred on the IEEE1149.1 buses.
Slave mode: This is the default mode after the AS91L1001 has received a power-on reset. In this mode, there is a transparent connection between the primary and secondary JTAG ports. The processor interface is not used in the slave mode. This configuration is typically used to test a line card from a system back plane (the primary port is usually connected to the back plane and the secondary port is connected to the onboard JTAG chain). Once testing from the system back plane is completed, the AS91L1001 is reconfigured for master mode operation through a register. The master mode of operation is used to test the onboard JTAG chain, using the microprocessor interface.
Master mode: This mode is accessed via a command to a AS91L1001 register. The key feature of this mode is that both the Primary and Secondary are now both totally independent IEEE1149.1 bus masters, which enable concurrent operation on both the IEEE1149.1 channels. The Master mode enables the primary IEEE1149.1 channel to be used to access other PCB's connected via the 5-wire IEEE1149.1 interface on the back plane.
The secondary IEEE1149.1 port is used to test the card that is hosting the AS91L1001. This mode may be used for performing Interconnect testing or Flash/CPLD programming.