Features: ·Complete Dual 12-Bit DAC·No External Components·Single +5 Volt Operation·1 mV/Bit with 4.095 V Full Scale·True Voltage Output, ±5 mA Drive·Very Low Power: 5 mWApplication·Digitally Controlled Calibration·Portable Equipment·Servo Controls·Process Control Equipment·PC PeripheralsPinoutSpe...
AD8582: Features: ·Complete Dual 12-Bit DAC·No External Components·Single +5 Volt Operation·1 mV/Bit with 4.095 V Full Scale·True Voltage Output, ±5 mA Drive·Very Low Power: 5 mWApplication·Digitally Contro...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Resolution (Bits) | 12bit |
DAC Update Rate | 62.5kSPS |
DAC Settling Time | 16s |
# DAC Outputs | 2 |
DAC Type | Voltage Out |
DAC Input Format | Par |
Output FSR | (Uni 4V) |
Ref Int/Ext | Int |
Supply Vnom | Single(+5) |
Pwr Diss | 35mW |
Package | DIP,SOIC |
The AD8582 is a complete, parallel input, dual 12-bit, voltage output DAC designed to operate from a single +5 volt supply. Built using a CBCMOS process, this monolithic DAC offers the user low cost, and ease-of-use in +5 volt only systems.
Included on the chip, in addition to the DACs, are a rail-to-rail amplifier, latch and reference. The reference (VREF) is trimmed to 2.5 volts output, and the on-chip amplifier gains up the DAC output to 4.095 volts full scale. The user needs only supply a +5 volt supply.
The AD8582 is coded natural binary. The op amp output swings from 0 volt to +4.095 volts for a one-millivolt-per-bit resolution, and is capable of driving ±5 mA. Operation down to 4.3 V is possible with output load currents less than 1 mA. The high speed parallel data interface connects to the fastest processors without wait states. The double-buffered input structure allows the user to load the input registers one at a time, then a single load strobe tied to both LDA + LDB inputs will update both DAC outputs simultaneously. LDA and LDB can also be activated independently to immediately update their respective DAC registers. An address input decodes DAC A or DAC B when the chip select CS input is strobed. An asynchronous reset input sets the output to zero scale. The MSB bit can be used to establish a preset to midscale when the reset input is strobed.
The AD8582 is available in the 24-pin plastic DIP and the surface mount SOIC-24. Each part is fully specified for operation over 40 to +85, and the full +5 V ± 5% power supply range.