Features: · Two 12-Bit MDACs with Output Amplifiers· 4-Quadrant Multiplication· Space-Saving 0.3 , 24-Lead DIP and 24-Terminal SOIC Package· Parallel Loading Structure: AD7847· (8 + 4) Loading Structure: AD7837Application· Automatic Test Equipment· Function Generation· Waveform Reconstruction·Prog...
AD7837: Features: · Two 12-Bit MDACs with Output Amplifiers· 4-Quadrant Multiplication· Space-Saving 0.3 , 24-Lead DIP and 24-Terminal SOIC Package· Parallel Loading Structure: AD7847· (8 + 4) Loading Struc...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Resolution (Bits) | 12bit |
DAC Update Rate | 250kSPS |
DAC Settling Time | 4s |
# DAC Outputs | 2 |
DAC Type | Voltage Out |
DAC Input Format | Byte |
Output FSR | (-Vref),(Bip Vref) |
Ref Int/Ext | Ext |
Supply Vnom | Dual(+15, -15) |
Pwr Diss | 210mW |
Package | DIP,SOIC |
The AD7837/AD7847 is a complete, dual, 12-bit multiplying digital-to-analog converter with output amplifiers on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.
Both parts are microprocessor compatible, with high speed data latches and interface logic. The AD7847 accepts 12-bit parallel data which is loaded into the respective DAC latch using the WRinput and a separate Chip Select input for each DAC. The AD7837 has a double-buffered 8-bit bus interface structure with data loaded to the respective input latch in two write operations. An asynchronousLDAC signal on the AD7837 updates the DAC latches and analog outputs.
The output amplifiers AD7837/AD7847 are capable of developing ±10 V across a 2 k load. They are internally compensated with low input offset voltage due to laser trimming at wafer level.
The amplifier feedback resistors AD7837/AD7847 are internally connected to VOUT on the AD7847.
The AD7837/AD7847 is fabricated in Linear Compatible CMOS (LC2MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic.
A novel low leakage configuration (U.S. Patent No. 4,590,456) ensures low offset errors over the specified temperature range.