AD7721

The AD7721 is a complete low power, 12-/16-bit, sigma-delta ADC. The part operates from a +5 V supply and accepts a differential input of 0 V to 2.5 V or ±1.25 V. The analog input is continuously sampled by an analog modulator at twice the clock frequency eliminating the need for external sample-and-hold circuitry. The modulator output is processed by two finite impulse response (FIR) digital filters in series. The on-chip filtering reduces the external antialias requirements to first orde in most cases. Settling time for a step input is 97.07s while the group delay for the filter is 48.53 s when the master clock equals 15 MHz.

The AD7721 can be operated with input bandwidths up to 229.2 kHz. The corresponding output word rate is 468.75kHz. The part can be operated with lower clock frequencies also. The sample rate, filter corner frequency and output word rate Use of a single bit DAC in the modulator guarantees excellent linearity and dc accuracy. Endpoint accuracy is ensured by on- chip calibration of offset and gain. This calibration procedure minimizes the part's zero-scale and full-scale errors.

The output data of AD7721 is accessed from the output register through a serial or parallel port. This offers easy, high speed interfacing to modern microcontrollers and digital signal processors. The serial interface operates in internal clocking (master) mode, the AD7721 providing the serial clock.will be reduced also, as these are proportional to the external clock frequency. The maximum clock frequencies in parallel mode and serial mode are 10MHz and 15MHz respectively.

CMOS construction of AD7721 ensures low power dissipation while a power-down mode reduces the power consumption to only
100 W.