Features: Complete 16-Bit D/A FunctionOn-Chip Output AmplifierHigh Stability Buried Zener ReferenceMonolithic BiMOS II Construction1 LSB Integral Linearity Error15-Bit Monotonic over TemperatureMicroprocessor Compatible16-Bit Parallel InputDouble-Buffered LatchesFast 40 ns Write PulseUnipolar or B...
AD669: Features: Complete 16-Bit D/A FunctionOn-Chip Output AmplifierHigh Stability Buried Zener ReferenceMonolithic BiMOS II Construction1 LSB Integral Linearity Error15-Bit Monotonic over TemperatureMicr...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Complete 16-Bit D/A Function
On-Chip Output Amplifier
High Stability Buried Zener Reference
Monolithic BiMOS II Construction
1 LSB Integral Linearity Error
15-Bit Monotonic over Temperature
Microprocessor Compatible
16-Bit Parallel Input
Double-Buffered Latches
Fast 40 ns Write Pulse
Unipolar or Bipolar Output
Low Glitch: 15 nV-s
Low THD+N: 0.009%
MIL-STD-883 Compliant Versions Available
Resolution (Bits) | 16bit |
DAC Update Rate | 167kSPS |
DAC Settling Time | 6s |
# DAC Outputs | 1 |
DAC Type | Voltage Out |
DAC Input Format | Par |
Output FSR | (Bip 10V),(Uni 10V) |
Ref Int/Ext | Int/Ext |
Supply Vnom | Multi(±15, +5Dig) |
Pwr Diss | 625mW |
Package | DIP,SOIC |
The AD669 DACPORT® is a complete 16-bit monolithic D/Aconverter with an on-board reference and output amplifier. It ismanufactured on Analog Devices' BiMOS II process. This pro-cess allows the fabrication of low power CMOS logic functionson the same chip as high precision bipolar linear circuitry. TheAD669 chip includes current switches, decoding logic, an outputamplifier, a buried Zener reference and double-buffered latches.
The AD669's architecture insures 15-bit monotonicity overtemperature. Integral nonlinearity is maintained at ±0.003%,while differential nonlinearity is ±0.003% max. The on-chipoutput amplifier provides a voltage output settling time of 10 sto within 1/2 LSB for a full-scale step.
Data is loaded into the AD669 in a parallel 16-bit format. Thedouble-buffered latch structure eliminates data skew errors andprovides for simultaneous updating of DACs in a multi-DACsystem. Three TTL/LSTTL/5 V CMOS compatible signals con-trol the latches: CS ,L1 and LDAC.
The output range of the AD669 is pin programmable and canbe set to provide a unipolar output range of 0 V to +10 V or abipolar output range of 10 V to +10 V.
The AD669 is available in seven grades: AN and BN versionsare specified from 40 to +85 and are packaged in a 28-pinplastic DIP. The AR and BR versions are specified for 40 to+85 operation and are packaged in a 28-pin SOIC. The SQversion is specified from 55to +125 and is packaged in ahermetic 28-pin cerdip package. TheAD669 is also availablecompliant to MIL-STD-883. Refer to the AD669/883B datasheet for specifications and test conditions.