Features: ·PLL-generated clock or direct master clock·Low EMI design·112 dB DAC/107 dB ADC dynamic range and SNR·−96 dB THD + N·Single 3.3 V supply·Tolerance for 5 V logic inputs·Supports 24-bits and 8 kHz to 192 kHz sample rates·Differential ADC input·Differential DAC output·Log volume cont...
AD1937: Features: ·PLL-generated clock or direct master clock·Low EMI design·112 dB DAC/107 dB ADC dynamic range and SNR·−96 dB THD + N·Single 3.3 V supply·Tolerance for 5 V logic inputs·Supports 24-b...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $209.25 - 209.25 / Piece
Photodiodes Si APD Enhanced for 905nm 1950um Area
Parameter | Rating |
Analog (AVDD) | −0.3 V to +3.6 V |
Digital (DVDD) | −0.3 V to +3.6 V |
VSUPPLY | −0.3 V to +6.0 V |
Input Current (Except Supply Pins) | ±20 mA |
Analog Input Voltage (Signal Pins) | 0.3 V to AVDD + 0.3 V |
Digital Input Voltage (Signal Pins) | −0.3 V to DVDD + 0.3 V |
Operating Temperature Range (Case) | −40 to +125 |
Storage Temperature Range | −65 to +150 |
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
The AD1937 is a high performance, single-chip codec that provides four analog-to-digital converters (ADCs) with differential input and eight digital-to-analog converters (DACs) with differential output, using the Analog Devices, Inc., patented multibit sigma-delta (-) architecture. An I2C® port is included, allowing a microcontroller to adjust volume and many other parameters. The AD1937 operates from 3.3 V digital and analog supplies. The AD1937 is available in a 64-lead (differential output) LQFP.
The AD1937 is designed for low EMI. This consideration is apparent in both the system and circuit design architectures. By using the on-board PLL to derive the master clock from the LR (frame) clock or from an external crystal, the AD1937 elimi-nates the need for a separate high frequency master clock and can also be used with a suppressed bit clock. The DACs and ADCs are designed using the latest Analog Devices continuous time architecture to further minimize EMI. By using 3.3 V supplies, power consumption is minimized and further reduces emissions.