ACT 7000SC Selling Leads, Price trend, ACT 7000SC DataSheet download, circuit diagram from SeekIC.com

Features: Full militarized QED RM7000 microprocessorDual Issue symmetric superscalar microprocessor with instruction prefetch optimized for system level price/performance 150, 200, 210, 225 MHz operating frequency Consult Factory for latest speedsMIPS IV Superset Instruction Set ArchitectureHig...

See larger image

SeekIC No. : 004267944 Detail

ACT 7000SC: Features: Full militarized QED RM7000 microprocessorDual Issue symmetric superscalar microprocessor with instruction prefetch optimized for system level price/performance 150, 200, 210, 225 MHz op...

ACT 7000SC Data Sheet

Get Latest Price

Part Number:: ACT 7000SC
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/11/11

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

Full militarized QED RM7000 microprocessor
Dual Issue symmetric superscalar microprocessor with
instruction prefetch optimized for system level
price/performance
150, 200, 210, 225 MHz operating frequency
Consult Factory for latest speeds
  MIPS IV Superset Instruction Set Architecture
High performance interface (RM52xx compatible)
600 MB per second peak throughput
  75 MHz max. freq., multiplexed address/data
  Supports 1/2 clock multipliers (2, 2.5, 3, 3.5, 4, 4.5, 5, 6, 7, 8, 9)
  IEEE 1149.1 JTAG (TAP) boundary scan
Integrated primary and secondary caches - all are 4-way set
   associative with 32 byte line size
  16KB instruction
  16KB data: non-blocking and write-back or write-through
  256KB on-chip secondary: unified, non-blocking, block writeback
MIPS IV instruction set
  Data PREFETCH instruction allows the processor to overlap cache
    miss latency and instruction execution
  Floating point combined multiply-add instruction increases
    performance in signal processing and graphics applications
  Conditional moves reduce branch frequency
  Index address modes (register + register)
Embedded supply de-coupling capacitors and additional PLL
filter components
Integrated memory management unit (ACT52xx compatible)
Fully associative joint TLB (shared by I and D translations)
48 dual entries map 96 pages
4 entry DTLB and 4 entry ITLB
Variable page size (4KB to 16MB in 4x increments)
Embedded application enhancements
Specialized DSP integer Multiply-Accumulate instruction,
(MAD/MADU) and three-operand multiply instruction (MUL/U)
Per line cache locking in primaries and secondary
Bypass secondary cache option
I&D Test/Break-point (Watch) registers for emulation & debug
Performance counter for system and software tuning & debug
Ten fully prioritized vectored interrupts - 6 external, 2 internal, 2 software
Fast Hit-Writeback-Invalidate and Hit-Invalidate cache operations
for efficient cache management
High-performance floating point unit - 600 M FLOPS maximum
Single cycle repeat rate for common single-precision operations
   and some double-precision operations
Single cycle repeat rate for single-precision combined multiply-
    add operations
Two cycle repeat rate for double-precision multiply and
   double-precision combined multiply-add operations
Fully static CMOS design with dynamic power down logic
Standby reduced power mode with WAIT instruction
4 watts typical @ 2.5V Int., 3.3V I/O, 200MHz
208-lead CQFP, cavity-up package (F17)
208-lead CQFP, inverted footprint (F24), with the same pin
   rotation as the commercial QED RM5261

Specifications

Symbol	Parameter	Limits	Units
V_TERM	Terminal Voltage with respect to VSS	-0.5²to +3.9	V
T_C	Case Operating Temperature	-55 to +125	°C
T_STG	Storage Temperature	-65 to +150	°C
I_IN	DC Input Current	20³	mA
I_OUT	DC Output Current⁴	50	mA

Description

The ACT7000SC is a highly integrated symmetricsuperscalar microprocessor capable of issuing twoinstructions each processor cycle. It has two high performance 64-bit integer units as well as a highthroughput, fully pipelined 64-bit floating point unit. Tokeep its multiple execution units running efficiently, the ACT 7000SC integrates not only 16KB 4-way setassociative instruction and data caches but backsthem up with an integrated 256KB 4-way setassociative secondary as well. For maximumefficiency, the data and secondary caches arewriteback and nonblocking. A RM52XX family compatible, operating system friendly memorymanagement unit with a 64/48-entry fully associativeTLB and a high-performance 64-bit system interfacesupporting hardware prioritized and vectoredinterrupts round out the main features of theprocessor.

The ACT7000SC is ideally suited for highendembedded control applications such asinternetworking, high performance imagemanipulation, high speed printing, and 3-Dvisualization.

ACT 7000SC

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Switches(5620)

Discrete Semiconductor Products(7459)

Audio Products(940)

Static Control, ESD, Clean Room Products(496)

Kits(573)

Programmers, Development Systems(1039)