Features: ` Full militarized QED RM5230 microprocessor` Dual Issue superscalar microprocessor - can issue one integer and one floating-point instruction per cycle-100, 133 and 150 MHz operating frequency Consult Factory for latest speeds-228 Dhrystone2.1 MIPS-SPECInt95 4.2 SPECfp95 4.5` System in...
ACT5231: Features: ` Full militarized QED RM5230 microprocessor` Dual Issue superscalar microprocessor - can issue one integer and one floating-point instruction per cycle-100, 133 and 150 MHz operating freq...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The ACT5231 is a highly integrated superscalar microprocessor that implements a superset of the MIPS IV Instruction Set Architecture(ISA). It has a high performance 64-bit integer unit, a high throughput, fully pipelined 64-bit floating point unit,an operating system friendly memory management unit with a 48-entry fully associative TLB, a 32KB 2-way set associative instruction cache, a 32KB 2-way set associative data cache, and an efficient 32-bit system interface. The ACT5231 can issue both an integer and a floating point instruction in the same cycle.
The ACT5231 is ideally suited for high-end embedded control applications such as internetworking, high performance image manipulation, high speed printing, and 3-D visualization.