Features: ·Single power supply operation- Regulated voltage range: 3.0 to 3.6 volt read and write operations for compatibility with high performance 3.3 volt microprocessors·Access times: - 70/90 (max.)·Current:- 9 mA typical active read current- 20 mA typical program/erase current- 200 nA typical...
A29L160A Series: Features: ·Single power supply operation- Regulated voltage range: 3.0 to 3.6 volt read and write operations for compatibility with high performance 3.3 volt microprocessors·Access times: - 70/90 (m...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: Single power supply operation- Full voltage range: 2.7 to 3.6 volt read and write operat...
·Single power supply operation
- Regulated voltage range: 3.0 to 3.6 volt read and write operations for compatibility with high performance 3.3 volt microprocessors
·Access times: - 70/90 (max.)
·Current:
- 9 mA typical active read current
- 20 mA typical program/erase current
- 200 nA typical CMOS standby
- 200 nA Automatic Sleep Mode current
·Flexible sector architecture
- 16 Kbyte/ 8 KbyteX2/ 32 Kbyte/ 64 KbyteX31 sectors
- 8 Kword/ 4 KwordX2/ 16 Kword/ 32 KwordX31 sectors
- Any combination of sectors can be erased
- Supports full chip erase
- Sector protection: A hardware method of protecting sectors to prevent any inadvertent program or erase operations within that sector. Temporary Sector Unprotect feature allows code changes in previously locked sectors
·Unlock Bypass Program Command
- Reduces overall programming time when issuing multiple program command sequence
·Top or bottom boot block configurations available
·Embedded Algorithms
- Embedded Erase algorithm will automatically erase the entire chip or any combination of designated sectors and
verify the erased sectors
- Embedded Program algorithm automatically writes and verifies data at specified addresses
·Typical 100,000 program/erase cycles per sector
·20-year data retention at 125°C
- Reliable operation for the life of the system
·CFI (Common Flash Interface) compliant
- Provides device-specific information to the system, allowing host software to easily reconfigure for different Flash devices
·Compatible with JEDEC-standards
- Pinout and software compatible with single-power-supply Flash memory standard
- Superior inadvertent write protection
·Data Polling and toggle bits
- Provides a software method of detecting completion of program or erase operations
·Ready / BUSY pin (RY / BY)
- Provides a hardware method of detecting completion of program or erase operations (not available on 44-pin SOP)
·Erase Suspend/Erase Resume
- Suspends a sector erase operation to read data from, or program data to, a non-erasing sector, then resumes the
erase operation
·Hardware reset pin (RESET )
- Hardware method to reset the device to reading array data
·Package options - 44-pin SOP or 48-pin TSOP (I) or 48-ball TFBGA
Storage Temperature Plastic Packages. . . . . . . . . . . . . . . . -65 to + 150
Ambient Temperature with Power Applied. . . . . . . . . . . . . .-55 to + 125
Voltage with Respect to Ground
VCC (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . -0.5V to +4.0V
A9, OE & RESET (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to +12.5V
All other pins (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to VCC + 0.5V
Output Short Circuit Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . .200mA
Notes:
1. Minimum DC voltage on input or I/O pins is -0.5V. During oltage transitions, input or I/O pins may undershoot VSS
to -2.0V for periods of up to 20ns. Maximum DC voltage n input and I/O pins is VCC +0.5V. During voltage ransitions, input or I/O pins may overshoot to VCC +2.0V or periods up to 20ns.
2. Minimum DC input voltage on A9,OE and RESET is - .5V. During voltage transitions, A9, OE andRESETmay overshoot VSS to -2.0V for periods of up to 20ns. aximum DC input voltage on A9 is +12.5V which may vershoot to 14.0V for eriods up to 20ns.
3. No more than one output is shorted at a time. Duration of he short circuit should not be greater than one second.
The A29L160A is a 16Mbit, 3.3 volt-only Flash memory organized as 2,097,152 bytes of 8 bits or 1,048,576 words of
16 bits each. The 8 bits of data appear on I/O0 - I/O7; the 16 bits of data appear on I/O0~I/O15. The A29L160A is offered in 48-ball FBGA, 44-pin SOP and 48-Pin TSOP packages. This device is designed to be programmed in-system with the standard system 3.3 volt VCC supply. Additional 12.0 volt VPP is not required for in-system write or erase operations. However, the A29L160A can also be programmed in standard EPROM programmers.
The A29L160A has the first toggle bit, I/O6, which indicates whether an Embedded Program or Erase is in progress, or it is in the Erase Suspend. Besides the I/O6 toggle bit, the A29L160A has a second toggle bit, I/O2, to indicate hether the addressed sector is being selected for erase. The A29L160A also offers the ability to program in the Erase
Suspend mode. The standard A29L160A offers access times of 70 and 90ns, allowing high-speed microprocessors to
operate without wait states. To eliminate bus contention the device has separate chip enable (CE), write enable (WE ) and output enable (OE ) controls.
The device A29L160A requires only a single 3.3 volt power supply for both read and write functions. Internally generated and
regulated voltages are provided for the program and erase operations.
The A29L160A is entirely software command set compatible with the JEDEC single-power-supply Flash standard.
Commands are written to the command register using standard microprocessor write timings. Register contents
serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices. Device programming occurs by writing the proper program command sequence. This initiates the Embedded Program algorithm - an internal algorithm that automatically times the program pulse widths and verifies proper program margin.