9DB102BFLF

Propagation Delay (Max) :
Maximum Power Dissipation :
Packaging :
Number of Outputs : 2
Max Input Freq : 100 MHz
Maximum Operating Temperature : + 70 C
Minimum Operating Temperature : 0 C
Supply Voltage - Max : 3.465 V
Supply Voltage - Min : 3.135 V
Package / Case : QSOP-20


Specifications

Temperature C Voltage 3.3 V Package QSOP 20 Speed NA Output Style Core Supply Voltage (VDD) No. of Outputs Min. Output Frequency Min. Input Frequency Output Supply Voltage (VDDO) No. of Inputs Input Style Max. Output Frequency Max. Input Frequency Temp. Grade Multiplication/Divide Value


Description

PCI EXPRESS BUFFER
1-to-2 Zero-delay or fanout buffer for PCI Express.The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a differential SRC output pair from an ICS CK409/CK410-compliant main clock generator such as the ICS952601 or ICS954101. It attenuates jitter on the input clock and has a selectable PLL Band Width to maximize performance in systems with or without Spread- Spectrum clocking.