879893AYILF

• 12 LVCMOS/LVTTL outputs (2 banks of 6 outputs); 1 QFB feedback clock output
• Selectable CLK0 or CLK1 LVCMOS/LVTTL clock inputs
• CLK0, CLK1 supports the following input types: LVCMOS, LVTTL
• Automatically detects clock failure
• IDCS on-chip intelligent dynamic clock switch
• Maximum output frequency: 200MHz
• Output skew: 50ps (maximum), within bank
• Cycle-to-cycle (FSEL3=0, VDD=3.3V±5%): 150ps (maximum)
• Smooth output phase transition during clock failover switch
• Full 3.3V or 2.5V operating supply
• -40°C to 85°C ambient operating temperature

Description
The ICS879893I is a PLL clock driver designed specifically for redundant clock tree designs. The ICS879893I receives two LVCMOS/LVTTL clock signals from which it generates 12 new LVCMOS/LVTTL clock outputs. External PLL feedback is used to also provide zero delay buffer performance.

The ICS879893I Intelligent Dynamic Clock Switch (IDCS) circuit continuously monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or LOW for at least 1 period), the nALARM for that CLK will be latched (LOW). If that CLK is the primary clock, the IDCS of ICS879893I will switch to the good secondary clock and phase/frequency alignment will occur with minimal output phase disturbance.