86004BGILFT

Specifications

Temperature I Voltage 3.3 V Package TSSOP 16 Speed NA Output Style Core Supply Voltage (VDD) No. of Outputs Min. Output Frequency Min. Input Frequency Output Supply Voltage (VDDO) No. of Inputs Input Style Max. Output Frequency Max. Input Frequency Temp. Grade Multiplication/Divide Value


Description

4 LVCMOS OUT ZDB
ICS86004 Features

• Four LVCMOS/LVTTL outputs, 7W typical output impedance
• Single LVCMOS/LVTTL clock input
• CLK accepts the following input levels: LVCMOS or LVTTL
• Output frequency range: 15.625MHz to 62.5MHz
• Input frequency range: 15.625MHz to 62.5MHz
• VCO range: 250MHz to 500MHz
• External feedback for "zero delay" clock regeneration with configurable frequencies
• Fully integrated PLL
• Cycle-to-cycle jitter: 65ps (maximum)
• Output skew: 65ps (maximum)
• Full 3.3V or 2.5V, or 3.3V core/2.5V output operating supply
• Available in both standard and lead-free compliant packages

Description
The ICS86004 is a high performance 1:4 LVCMOS/LVTTL Clock Buffer and a member of the HiPerClockS? family of High Performance Clock Solutions from IDT. The ICS86004 has a fully integrated PLL and can be configured as zero delay buffer and has an input and output frequency range of 15.625MHz to 62.5MHz. The VCO operates at a frequency range of 250MHz to 500MHz. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output divider.