857T

Features: * Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs) - The core performs branch prediction with conditional prefetch, without conditional execution - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instru...

product image

857T Picture
SeekIC No. : 004256516 Detail

857T: Features: * Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs) - The core performs branch prediction with cond...

floor Price/Ceiling Price

Part Number:
857T
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/23

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

* Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with  thirty-two 32-bit general-purpose registers (GPRs)
   - The core performs branch prediction with conditional prefetch, without conditional execution
   - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1).
   16-Kbyte instruction cache (MPC862P) is four-way, set-associative with 256 sets; 4-Kbyte  instruction cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative  with 128 sets.
   8-Kbyte data cache (MPC862P) is two-way, set-associative with 256 sets; 4-Kbyte data  cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative with 128 sets.
  Cache coherency for both instruction and data caches is maintained on 128-bit (4-word)  cache blocks.
  Caches are physically addressed, implement a least recently used (LRU) replacement  algorithm, and are lockable on a cache block basis.
   - MMUs with 32-entry TLB, fully associative instruction and data TLBs
   - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address  spaces and 16 protection groups
   - Advanced on-chip-emulation debug mode
* The MPC862/857T/857DSL provides enhanced ATM functionality over that of the MPC860SAR.  The MPC862/857T/857DSL adds major new features available in "enhanced SAR" (ESAR) mode,  including the following:
   - Improved operation, administration and maintenance (OAM) support
   - OAM performance monitoring (PM) support
   - Multiple APC priority levels available to support a range of traffic pace requirements
   - ATM port-to-port switching capability without the need for RAM-based microcode
   - Simultaneous MII (10/100Base-T) and UTOPIA (half-duplex) capability



Specifications

Rating Symbol Value Unit Max Freq
(MHz)
Supply voltage1
VDDH -0.3 to 4.0 V -
VDDL -0.3 to 4.0 V -
KAPWR -0.3 to 4.0 V -
VDDSYN -0.3 to 4.0 V -

Input voltage2
Vin GND-0.3 to VDDH V -



Description

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC862/857T/857DSL family (refer to Table 1 for a list of devices). The MPC862P, which contains a PowerPC(TM) core processor, is the superset device of the MPC862/857T/857DSL family.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Static Control, ESD, Clean Room Products
Transformers
Soldering, Desoldering, Rework Products
Boxes, Enclosures, Racks
Inductors, Coils, Chokes
Optoelectronics
View more