Clock Buffer 1-4 Differential to LVDS Fanout Buffer
8543BGI: Clock Buffer 1-4 Differential to LVDS Fanout Buffer
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Number of Outputs : | 4 | Propagation Delay (Max) : | 2.6 ns |
Supply Voltage - Max : | 3.465 V | Supply Voltage - Min : | 3.135 V |
Maximum Operating Temperature : | + 85 C | Minimum Operating Temperature : | - 40 C |
Package / Case : | TSSOP-20 |
Description
The ICS8543 is a low skew, high performance 1-to-4 Differential-to-LVDS Clock Fanout Buffer and a member of the HiPerClockS? family of High Performance Clock Solutions from IDT. Utilizing Low Voltage Differential Signaling (LVDS) the ICS8543 provides a low power, low noise, solution for distributing clock signals over controlled impedances of 100W. The ICS8543 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.
Guaranteed output and part-to-part skew characteristics make the ICS8543 ideal for those applications demanding well defined performance and repeatability.