PinoutSpecifications Symbol Parameter Value Units VCC Supply Voltage -0.5 to +7.0 V VI DC Input Voltage -0.5 to +7.0 V VO DC Output Voltage (see note 2) -0.5 to VCC + 0.5 V IIK DC Input Diode Current -20 mA IOK ...
74V2G74: PinoutSpecifications Symbol Parameter Value Units VCC Supply Voltage -0.5 to +7.0 V VI DC Input Voltage -0.5 to +7.0 V VO DC Output Voltage (...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Value |
Units |
VCC |
Supply Voltage |
-0.5 to +7.0 |
V |
VI |
DC Input Voltage |
-0.5 to +7.0 |
V |
VO |
DC Output Voltage (see note 2) |
-0.5 to VCC + 0.5 |
V |
IIK |
DC Input Diode Current |
- 20 |
mA |
IOK |
DC Output Diode Current |
- 20 |
mA |
IO |
DC Output Current |
± 25 |
mA |
ICC or IGND |
DC VCC or Ground Current |
± 50 |
mA |
Tstg |
Storage Temperature |
-65 to +150 |
°C |
TL |
Lead Temperature (10 sec) |
300 |
°C |
The 74V2G74 is an advanced high-speed CMOS SINGLE D-TYPE FLIP FLOP WITH PRESET AND CLEAR fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology.
A signal on the D INPUT is transfered to the Q and Q OUTPUTS during the positive going transition of the clock pulse.
CLEAR and PRESET are independent of the clock and accomplished by a low setting on the appropriate input.
Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.
All inputs and outputs of the 74V2G74 are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage.