Features: · Wide supply voltage range from 1.65 V to 5.5 V· 5 V tolerant input/output for interfacing with 5 V logic· High noise immunity· Complies with JEDEC standard: · JESD8-7 (1.65 V to 1.95 V) · JESD8-5 (2.3 V to 2.7 V) · JESD8B/JESD36 (2.7 V to 3.6 V).· ±24 mA output drive (VCC = 3.0 V)· ESD...
74LVC1G57: Features: · Wide supply voltage range from 1.65 V to 5.5 V· 5 V tolerant input/output for interfacing with 5 V logic· High noise immunity· Complies with JEDEC standard: · JESD8-7 (1.65 V to 1.95 V) ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL | PARAMETER | CONDITIONS |
MIN |
MAX |
UNIT |
VCC | supply voltage | -0.5 | +6.5 |
V | |
IIK | input diode current | VI < 0 V | - | -50 |
mA |
VI | input voltage | [1] | -0.5 | +6.5 |
V |
IOK | output diode current | VO > VCC or VO < 0 V | - | ±50 |
mA |
VO | output voltage | active mode [1][2] | -0.5 | +6.5 |
V |
Power-down mode [1][2] | -0.5 | +6.5 |
V | ||
IO | output source or sink current |
VO = 0 V to VCC | - | ±50 |
mA |
The 74LVC1G57 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.
The 74LVC1G57 is fully specified for partial power-down applications using Ioff. The Ioff circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
The 74LVC1G57 provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter and buffer. All inputs can be connected to VCC or GND. All inputs (A, B and C) have Schmitt-trigger action. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.