Bus Transceivers Oct Bus Tran and Reg
74F646BSPC: Bus Transceivers Oct Bus Tran and Reg
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Logic Type : | Bipolar | Logic Family : | 74F | ||
Number of Channels per Chip : | 8 | Input Level : | TTL | ||
Output Level : | TTL | Output Type : | 3-State | ||
High Level Output Current : | - 15 mA | Low Level Output Current : | 64 mA | ||
Propagation Delay Time : | 8 ns | Supply Voltage - Max : | 5.5 V | ||
Supply Voltage - Min : | 4.5 V | Maximum Operating Temperature : | + 70 C | ||
Package / Case : | PDIP-24 | Packaging : | Rail |
The 74F646BSPC consist of bus transceiver circuits with TRI- STATE D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level Control G and direction pins are provid- ed to control the transceiver function In the transceiver mode data present at the high impedance port of the 74F646BSPC may be stored in either the A or the B register or in both The select controls can multiplex stored and real-time (transparent mode) data The direction control determines which bus will receive data when the enable control G is Active LOW In the isolation mode (control G HIGH) A data may be stored in the B register andor B data may be stored in the A regis- ter