Features: `Wide supply voltage range from 0.8 V to 3.6 V`High noise immunity`Complies with JEDEC standards:`JESD8-12 (0.8 V to 1.3 V)`JESD8-11 (0.9 V to 1.65 V)`JESD8-7 (1.2 V to 1.95 V)`JESD8-5 (1.8 V to 2.7 V)`JESD8-B (2.7 V to 3.6 V)`ESD protection:`HBM JESD22-A114-D Class 3A exceeds 5000 V`MM ...
74AUP2G80: Features: `Wide supply voltage range from 0.8 V to 3.6 V`High noise immunity`Complies with JEDEC standards:`JESD8-12 (0.8 V to 1.3 V)`JESD8-11 (0.9 V to 1.65 V)`JESD8-7 (1.2 V to 1.95 V)`JESD8-5 (1....
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Parameter | Conditions | Min | Max | Unit |
Vcc | supply voltage | -0.5 | +4.6 | V | |
VI | input voltage | - | -50 | V | |
IIk | input clamping current | VI < -0.5 V*1 | -0.5 | +4.6 | V |
IoK | output clamping current | VO < -0.5 V or VO > VCC + 0.5 V*1 | - | ±50 | mA |
VO | output current | VO = -0.5 V to (VCC + 0.5 V) | -0.5 | ±20 | mA |
IO | supply current | - | +50 | mA | |
ICC | ground current | - | -50 | mAc | |
Tstg | storage temperature | -65 | +150 | ||
PTOT | total power dissipation | Tamb = -40 to +125 | 250 |
The 74AUP2G80 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.
The 74AUP2G80 ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
The 74AUP2G80 is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry of the 74AUP2G80 disables the output, preventing the damaging backflow current through the device when it is powered down.
The 74AUP2G80 provides the single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The input pin D must be stable one setup time prior to the LOW-to-HIGH clock transition for predictable operation.