Features: `Wide supply voltage range from 0.8 Vto3.6V` High noise immunity `Complies with JEDEC standards: -JESD8-12 (0.8 Vto1.3 V)-JESD8-11 (0.9 Vto1.65V) -JESD8-7 (1.2 Vto1.95V) -JESD8-5 (1.8 Vto2.7V) -JESD8-B (2.7 Vto3.6V)` ESD protection: -HBM JESD22-A114-D exceeds 5000V -MM JESD22-A115-A e...
74AUP1G240: Features: `Wide supply voltage range from 0.8 Vto3.6V` High noise immunity `Complies with JEDEC standards: -JESD8-12 (0.8 Vto1.3 V)-JESD8-11 (0.9 Vto1.65V) -JESD8-7 (1.2 Vto1.95V) -JESD8-5 (1.8 Vt...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Conditions |
Min |
Max |
Unit |
VCC IIK VI |
supply voltage input clamping current input voltage |
VI <0V |
-0.5 - [1] -0.5 |
+4.6 -50 +4.6 |
V mA V |
IOK VO IO |
output clamping current output voltage output current |
VO >VCC or VO <0V Active mode and Power-down mode VO =0 V to VCC |
- [1] -0.5 - |
±50 +4.6 ±20 |
mA V mA |
ICC IGND Tstg |
supply current ground current storage temperature |
- - -65 |
50 -50 +150 |
mA mA | |
Ptot |
total power dissipation | Tamb =-40 to +125 |
[2] - |
250 |
mW |
The 74AUP1G240 is a high-performance, low-power, low-voltage, Si-gate CMOS device,superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input riseand fall times across the entire VCC range from 0.8 V to 3.6 V.
The 74AUP1G240 ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
The 74AUP1G240 is fully specified for partial Power-down applications using IOFF
The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
The 74AUP1G240 provides the single inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE) . A HIGH level at pin OE causes the output to assume a high-impedance OFF-state.
The 74AUP1G240 has the input-disable feature, which allows floating input signals. The inputs are disabled when the output enable input OE is HIGH.