Features: ` Wide supply voltage range from 0.8 V to 3.6 V` High noise immunity` Complies with JEDEC standards: - JESD8-12 (0.8 V to 1.3 V) - JESD8-11 (0.9 V to 1.65 V) - JESD8-7 (1.2 V to 1.95 V) - JESD8-5 (1.8 V to 2.7 V) -JESD8-B (2.7 V to 3.6 V)` ESD protection: -HBM JESD22-A114E Class 3A excee...
74AUP1G157: Features: ` Wide supply voltage range from 0.8 V to 3.6 V` High noise immunity` Complies with JEDEC standards: - JESD8-12 (0.8 V to 1.3 V) - JESD8-11 (0.9 V to 1.65 V) - JESD8-7 (1.2 V to 1.95 V) - ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Conditions |
Min |
Max |
Unit |
VCC |
supply voltage |
-0.5 |
+4.6 |
V | |
IIK |
input clamping current |
VI < 0 V |
- |
-50 |
mA |
VI |
input voltage |
[1] |
-0.5 |
+4.6 |
V |
IOK |
output clamping current |
VO > VCC or VO < 0 V |
- |
±50 |
mA |
VO |
output voltage |
Active mode and Power-down mode [1] |
-0.5 |
+4.6 |
V |
IO |
output current |
VO = 0 V to VCC |
- |
±20 |
mA |
ICC |
supply current |
- |
50 |
mA | |
IGND |
ground current |
- |
-50 |
mA | |
Tstg |
storage temperature |
-65 |
+150 |
||
Ptot |
total power dissipation |
Tamb = -40 to +125 [2] |
- |
250 |
mW |
The 74AUP1G157 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.
The 74AUP1G157 ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
The 74AUP1G157 is fully specified for partial power-down applications using IOFF.
The IOFF circuitry of the 74AUP1G157 disables the output, preventing the damaging backflow current through the device when it is powered down.
The 74AUP1G157 is a single 2-input multiplexer which selects data from two data inputs (I0 and I1) under control of a common data select input (S). The state of the common data select input determines the particular register from which the data comes. The output (Y) presents the selected data in the true (non-inverted) form.