Features: ` Wide supply voltage range from 0.8 to 2.7 V` Performance optimised for VCC = 1.8 V` High noise immunity` Complies with JEDEC standard: JESD76 (1.65 to 1.95 V)` 8 mA output drive (VCC = 1.65 V)` CMOS low power consumption` Latch-up performance exceeds 250 mA` ESD protection: 00 V Human ...
74AUC1G02: Features: ` Wide supply voltage range from 0.8 to 2.7 V` Performance optimised for VCC = 1.8 V` High noise immunity` Complies with JEDEC standard: JESD76 (1.65 to 1.95 V)` 8 mA output drive (VCC = 1...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The 74AUC1G02is a high-performance, low-power, low-voltage, Si-gate CMOS device.
Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time.
The 74AUC1G02 is fully specified for partial power-down applications using Ioff. The Ioff circuitry disables the output, preventing the damaging current backflow through the device when it is powered down.
The 74AUC1G02 provides the single 2-input NOR function.