Features: · Wide supply voltage range from 1.65 to 3.6 V· Complies with JEDEC standards: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).· 3.6 V tolerant inputs and outputs· CMOS low power consumption· Direct interface with TTL levels (2.7 to 3.6 V)· Power-down mode· L...
74ALVC573: Features: · Wide supply voltage range from 1.65 to 3.6 V· Complies with JEDEC standards: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).· 3.6 V tolerant inputs and outp...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $2 - 2.02 / Piece
Buffers & Line Drivers 16-Bit Buffer/Driver With 3-State Outputs
SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
VCC | supply voltage | -0.5 | +4.6 | V | |
IIK | input diode current | VI < 0 | - | -50 | mA |
VI | input voltage | -0.5 | +4.6 | V | |
IOK | output diode current | VO > VCC or VO < 0 | - | ±50 | mA |
VO | output voltage | enable mode; notes 1 and 2 | -0.5 | VCC + 0.5 | V |
disable mode | -0.5 | +4.6 | V | ||
Power-down mode; note 2 | -0.5 | +4.6 | V | ||
IO | output source or sink current | VO = 0 to VCC | - | ±50 | mA |
ICC, IGND | VCC or GND current | - | ±100 | mA | |
Tstg | storage temperature | -65 | +150 | ||
Ptot | power dissipation | Tamb = -40 to +85; note 3 | - | 500 | mW |
The 74ALVC573 is a high-performance, low-power,low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.
The 74ALVC573 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.
The 74ALVC573 consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.
When LE of the 74ALVC573 is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the 8 latches are available at the outputs.When OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the latches.
The 74ALVC573 is functionally identical to the 74ALVC373, but the has a different pin arrangement.