74ALVC374

Features: · Wide supply voltage range from 1.65 to 3.6 V· Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).· 3.6 V tolerant inputs/outputs· CMOS LOW power consumption· Direct interface with TTL levels (2.7 to 3.6 V)· Power-down mode· Latch-...

product image

74ALVC374 Picture
SeekIC No. : 004249394 Detail

74ALVC374: Features: · Wide supply voltage range from 1.65 to 3.6 V· Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).· 3.6 V tolerant inputs/outputs· ...

floor Price/Ceiling Price

Part Number:
74ALVC374
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/21

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

· Wide supply voltage range from 1.65 to 3.6 V
· Complies with JEDEC standard:
  JESD8-7 (1.65 to 1.95 V)
  JESD8-5 (2.3 to 2.7 V)
  JESD8B/JESD36 (2.7 to 3.6 V).
· 3.6 V tolerant inputs/outputs
· CMOS LOW power consumption
· Direct interface with TTL levels (2.7 to 3.6 V)
· Power-down mode
· Latch-up performance exceeds £250 mA
· ESD protection:
  2000 V Human Body Model (JESD22-A 114-A)
  200 V Machine Model (JESD22-A 115-A).



Pinout

  Connection Diagram


Specifications

Symbol
Parameter
CONDITIONS
Min
Max
Unit
VCC
Supply Voltage
-0.5
+4.6
V
VI
input voltage
-0.5
+4.6
V
IIK
input diode current
VI < 0
-50
mA
IOK
output diode current
VO > VCC or VO < 0
±50
mA
VO
output voltage
enable mode; notes 1 and 2
-0.5
VCC + 0.5
V
disable mode
-0.5
+4.6
V
Power-down mode; note 2
-0.5
+4.6
V
IO
output source or sink current
VO = 0 to VCC
±50
mA
ICC or IGND
VCC or GND current
±100
mA
Tstg
Storage temperature
-65
+150
Ptot
power dissipation per package
SO package
TSSOP package
above 70 °C derate linearly with
8 mW/K
above 60 °C derate linearly with
5.5 mW/K
500
500
mW
mW
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. When VCC = 0 V (Power-down mode), the output voltage can be 3.6 V in normal operation.



Description

The 74ALVC374 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74ALVC374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) input and an output enable (OE) input are common to all flip-flops.

The eight flip-flops of the 74ALVC374 will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When OE is LOW, the contents of the eight flip-flops of the 74ALVC374 is available at the outputs. When OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the
OE input does not affect the state of the flip-flops.

The '374' is functionally identical to the '574', but the '574' has a different pin arrangement.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Test Equipment
Motors, Solenoids, Driver Boards/Modules
Static Control, ESD, Clean Room Products
LED Products
Power Supplies - Board Mount
View more