Position: Home  > All Categories> Integrated Circuits (ICs) > 74ALVC162836ADGG

74ALVC162836ADGG

Features: Wide supply voltage range of 1.2 V to 3.6 V Complies with JEDEC standard no. 8-1A. CMOS low power consumption Direct interface with TTL levels Current drive ±12 mA at 3.0 V MULTIBYTE TMflow-through standard pin-out architecture Low inductance multiple VCC and GND pins for minimum noisea...

product image

74ALVC162836ADGG Picture
See larger image
SeekIC No. : 004249362 Detail

74ALVC162836ADGG: Features: Wide supply voltage range of 1.2 V to 3.6 V Complies with JEDEC standard no. 8-1A. CMOS low power consumption Direct interface with TTL levels Current drive ±12 mA at 3.0 V MULTIBYTE TMfl...

74ALVC162836ADGG Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
74ALVC162836ADGG
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/24

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

  Wide supply voltage range of 1.2 V to 3.6 V
  Complies with JEDEC standard no. 8-1A.
  CMOS low power consumption
  Direct interface with TTL levels
  Current drive ± 12 mA at 3.0 V
  MULTIBYTE TM flow-through standard pin-out architecture
  Low inductance multiple VCC and GND pins for minimum noise
     and ground bounce
  Output drive capability 50 Ω
   transmission lines @ 85°C
  Diode clamps to VCCand GND on all inputs
  Input diodes to accommodate strong driverstegrated 30  termination resistors




Pinout

Connection Diagram


Description

The 74ALVC162836ADGG is an 20-bit universal bus driver. Data flow is controlled by output enable (OE ), latch enable (LE ) and clock inputs(CP).

When LE of the 74ALVC162836ADGG is HIGH, the A to Y data flow is transparent. When LE is HIGH and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP the A-data is stored in the latch/flip-flop.

The 74ALVC162836ADGG is designed with 30 _series resistors in both HIGH or LOW output stages.


When OE  is LOW the outputs are active. When OE  is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE  input does not affect the state of the latch/flip -flop.

To ensure the high-impedance state during power up or power down, OE  should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
RF and RFID
X3C26P1-30S
1P620S
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Switches
US32DMRJ
HBGQ22P-11ET
Tapes, Adhesives
803
AC452-2
Line Protection, Backups
BX0023
A20B-1008-0550
LED Products
LM24P20
KCG057QV1DB-G770
View more