Features: ` Compatible with PC100 DIMM module specifications` 1.65V to 3.6V VCC specifications provided` 3.6V tolerant inputs and outputs` 26 series resistors in outputs` tPD (CLK to On) 5.4 ns max for 3.0V to 3.6V VCC 6.3 ns max for 2.3V to 2.7V VCC 9.2 ns max for 1.65V to 1.95V VCC` Power-off hi...
74ALVC162835: Features: ` Compatible with PC100 DIMM module specifications` 1.65V to 3.6V VCC specifications provided` 3.6V tolerant inputs and outputs` 26 series resistors in outputs` tPD (CLK to On) 5.4 ns max ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $2 - 2.02 / Piece
Buffers & Line Drivers 16-Bit Buffer/Driver With 3-State Outputs
Supply Voltage (VCC) -0.5V to +4.6V
DC Input Voltage (VI) -0.5V to 4.6V
Output Voltage (VO) (Note 2) -0.5V to VCC +0.5V
DC Input Diode Current (IIK)
VI < 0V -50 mA
DC Output Diode Current (IOK)
VO < 0V -50 mA
DC Output Source/Sink Current
(IOH/IOL) ±50 mA
DC VCC or GND Current per
Supply Pin (ICC or GND) ±100 mA
Storage Temperature Range (TSTG) -65°C to +150°C
Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.
Note 2: IO Absolute Maximum Rating must be observed.
The 74ALVC162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.
Data of the 74ALVC162835 flow is controlled by output-enable (OE), latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled.Data transfers from the Inputs (In) to Outputs (On) on a Positive Edge Transition of the Clock. When OE is LOW, the output data is enabled. When OE is HIGH the output port is in a high impedance state.
The 74ALVC162835 is designed with 26 series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/ transmitters.
The 74ALVC162835 is designed for low voltage (1.65V to 3.6V) VCC applications with I/O capability up to 3.6V. The 74ALVC162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.