74ALS74AN

PinoutSpecifications SYMBOL PARAMETER RATING UNIT VCC Supply voltage 0.5 to +7.0 V VIN Input voltage 0.5 to +7.0 V IIN Input current 30 to +5 mA VOUT Voltage applied to output in High output state 0.5 to VCC V IOUT Current applied to output in Low output state ...

product image

74ALS74AN Picture
SeekIC No. : 004249328 Detail

74ALS74AN: PinoutSpecifications SYMBOL PARAMETER RATING UNIT VCC Supply voltage 0.5 to +7.0 V VIN Input voltage 0.5 to +7.0 V IIN Input current 30 to +5 mA VOUT Voltage applied to...

floor Price/Ceiling Price

Part Number:
74ALS74AN
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/21

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Pinout

  Connection Diagram


Specifications

SYMBOL PARAMETER RATING UNIT
VCC Supply voltage 0.5 to +7.0 V
VIN Input voltage 0.5 to +7.0 V
IIN Input current 30 to +5 mA
VOUT Voltage applied to output in High output state 0.5 to VCC V
IOUT Current applied to output in Low output state 16 mA
Tamb Operating free-air temperature range 0 to +70
Tstg Storage temperature range 65 to +150



Description

The 74ALS74AN is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input.

When set and reset are inactive (High), data of the 74ALS74AN at the D input is transferred to the Q and Q outputs on the Low-to-High transition of the clock. Data must be stable just one setup time prior to the Low-to-High transition of the clock for predictable operation. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Computers, Office - Components, Accessories
Fans, Thermal Management
Semiconductor Modules
Cables, Wires - Management
Integrated Circuits (ICs)
View more