74ALS574A

• 74ALS573B is broadside pinout version of 74ALS373
• 74ALS574A is broadside pinout version of 74ALS374
• Inputs and outputs on opposite side of package allow easy interface to microprocessors
• Useful as an input or output port for microprocessors
• 3-State outputs for bus interfacing
• Common output enable
• 74ALS563A and 74ALS564A are inverting version of 74ALS573B and 74ALS574A respectively

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

The 74ALS574A is an octal transparent latch coupled to eight 3-State output devices. The two sections of the device are controlled independently by enable (E) and output enable (OE) control gates.

The 74ALS574A is functionally identical to the 74ALS373 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The data of the 74ALS574A on the D inputs is transferred to the latch outputs when the enable (E) input is High. The latch remains transparent to the data input while E is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 74ALS574A is functionally identical to the 74ALS374 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.It is an 8-bit edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently
by clock (CP) and output enable (OE) control gates.

The register of the 74ALS574A is fully edge triggered. The state of the D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

The active-Low output of the 74ALS574A enable (OE) controls all eight 3-State buffers independent of the latch operation. When OE is Low, latched or transparent data appears at the output.

When OE is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.