74ALS377

Features: • Ideal for addressable register applications• Enable for address and data synchronization applications• Eight edge-triggered D-type flip-flops• Buffered common clock• See 74ALS273 for master reset version• See 74ALS373 for transparent latch version...

product image

74ALS377 Picture
SeekIC No. : 004249304 Detail

74ALS377: Features: • Ideal for addressable register applications• Enable for address and data synchronization applications• Eight edge-triggered D-type flip-flops• Buffered common clo...

floor Price/Ceiling Price

Part Number:
74ALS377
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/31

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Ideal for addressable register applications
• Enable for address and data synchronization applications
• Eight edge-triggered D-type flip-flops
• Buffered common clock
• See 74ALS273 for master reset version
• See 74ALS373 for transparent latch version
• See 74ALS374 for 3-State version



Pinout

  Connection Diagram


Specifications

SYMBOL PARAMETER RATING UNIT
VCC Supply voltagee 0.5 to 7.0 V
VIN Input current 0.5 to 7.0 V
VIN Input current 30 to 5 mA
VOUT Voltage applied to output in High output state 0.5 to VCC V
IOUT Current applied to output in Low output state 48 mA
IOUT Operating free air temperature range 0 to +70
Tstg Storage temperature range 65 to 150



Description

The 74ALS377 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) is Low.

The register of the 74ALS377 is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output. The E input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
RF and RFID
Integrated Circuits (ICs)
Optical Inspection Equipment
Circuit Protection
Semiconductor Modules
Industrial Controls, Meters
View more